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[57] ABSTRACT
A system capable of generating every possible data
frame subperiod and delayed subperiod of a data
frame of length of M clock pulse intervals (CPIs)
comprises parallel modulo-m,-counters. Each m,- is a
prime power divisor of M. Each mt is a cascade of a,-
identical modulo-pi counters, where /w,=pja.. The
modulo-pi counters are feedback shift registers which
cycle through p, distinct states. By this organization,
every possible nontrivial data frame subperiod (in
terms of clock pulse intervals) and delayed subperiod
may be derived. Also, a specific CPI in the data frame
may be detected. The number of clock pulses required
to bring every (or a subset of all) modulo-p( counter to
a respective designated state or count is determined
by The Chinese Remainder Theorem. This corre-
sponds to the solution of simultaneous congruences
over relatively prime moduli.
9 Claims, 18 Drawing Figures
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SYSTEM FOR GENERATING TIMING AND The novel features of the invention are set forth with
CONTROL SIGNALS particularity in the appended claims.
The invention will best be understood from the fol-
r>oirMw r»n iMvcMTinw lowi"8 description when read in conjunction with the
ORIGIN OF INVENTION
 5 accompanying drawings.
The invention described herein was made in the per-
 BRI£F DESCR,pT,ON OF THE DRAWINGS
formance of work under a NASA contract and is sub-
ject to the provisions of Section 305 of the National FIG. 1 is a multiline clock pulse waveform diagram;
Aeronautics and Space Act of 1958, Public Law FIG. 2 is a block diagram of a prior art arrangement;
85-568 (72 Stat. 435; 42 DSC 2457). 10 FIG. 3 is a block diagram useful in explaining one ex-
ample of an embodiment of the present invention;
BACKGROUND OF THE INVENTION '
 FIG. 4 is a state table of tne counters shown in F|G
1. Field of the Invention 3;
The present invention is generally related to a system FIG. 5 is a diagram of the embodiment shown in FIG.
for generating timing and control signals and, more l5 3 and implemented with ring counters;
particularly, to a system for generating timing and con- FIGS. 6 and 6a are diagrams useful in explaining an-
trol signals during each fixed length serial data frame other embodiment of the invention;
which is repetitive FIG. 7 is a state table of the counters shown in FIG.
2. Description of the Prior Art ^
There are many applications in which it is necessary 20 FIG- 8 is a diagram of counter D shown in FIG. 6 as
to provide different timing and control signals for con- a rinS counter;
trolling different experiments or operations, yet insure FIGS- 9a- 9b and 9c are diagrams of a 2-stage modu-
that all of the signals are synchronized to a master '°-3 FSR' lts state cVde and decision logic;
clock. Assuming that all the experiments occur at dif- „ FIGS. 100 and 106 are diagrams of a 1 -stage modulo-
ferent subperiods of a master data frame of length " 2 FSR and lts state cycle;
which is equal to a fixed number of intervals, defined FIGS l la and l lb are diagrams of a 3-stage mociulo-
a s M , of clock pulses from the master clock in theory 5 FSR and its state cycle, and
a modulo-M counter which is clocked by the master F'GS I2a and 126 are d.agrams of a 3-stage modulo-
clock can be used. As the counter is sequenced through
 30
 7 hbR and lts state cycle
'
its M states, selected ones of the states may be used to DESCRIPTION OF THE PREFERRED
produce specific timing signals from the start of the EMBODIMENTS
frame as well as define specific subperiods of the frame.
 T, . .. . , ., . ., . .
,, • , . , . • , i u l i • r The present invention may best be described in con-However, if M is very large and the clocking frequency .. ... . .,.• . ...
 c.
. . . . • j i j • f ii nection with two specific examples and thereafter gen-
,s high, severe propagation delays and ripple problems 35
 eraljzed fof the J^ , cases
are encountered. These can only be overcome by a
 Attention is first directed to FIG. 1 wherein in line a,
large amount of logic circuits which greatly increases
 a succession of dock lses each of a fixed dock ,se
the complexity and cost of the system. Thus, a need ex-
 interva, (cpl) ig di med. Let it be assumed that
ists for a new system to generate timing or control sig-
 the period of a data frame is defined by M cpls which
nals which define subperiods or delayed subperiods of 40
 in ,ine a is assumed to be ,2. The 12 CPIs'are desig-
a master data frame of clock pulse length M.
 nated 0_, , Let it further be assumed that during the
OBJECTS AND SUMMARY OF THE INVENTION data frame various experiments are conducted which
require control signals at different subperiods of the
It is a primary object of the present invention to pro-
 data frame> such as subperiods of 2, 3, 4 and 6 CPIs in
vide a new system for generating synchronized timing 45 ,ength Such subperiods are diagrammed in lines b
and control signals. through e, respectively.
Another object of the invention is to provide a new ,t is c,ear to tnose famjijar wjth the art that such sub-
system for generating selected subperiods and/or de- periods may be defined by a modulo-M counter where
layed subperiods of a master data frame of a fixed num-
 M=12 which is clocked by the master clock and which
ber of clock pulses. 50 advances through 12 states, 0-11. With the addition of
A further object of the invention is to provide a sys- decision logic, the subperiod of 2 CPIs can be defined
tern of min imum complexity which is capable of pro-
 by generating a pulse when the counter is in states 0,
viding all subperiods and delayed subperiods of a rela- 2, 4, 6, 8, 10, 0 etc., while the subperiod of 3 CPIs can
lively long fixed-length data frame. be generated by producing a pulse each time the
These and other objects of the invention are achieved 55 counter is in states 0, 3, 6, 9, 0 etc.
for a data frame of length M by providing a plurality of One way of generating such subperiods is to employ
modulo-»ii counters which are clocked in parallel by a a 12-stage ring counter, in which all'stages store a bi-
master clock. Each /«, is a prime power divisor of M, nary 0 except one stage which stores a binary 1, so that
other than I and M. Each modulo-m( counter is a cas- as the counter is clocked the binary I shifts from one
cade of a, identical modulo-pi counters where mt = stage to the next. By connecting stages 0, 2, 4, 6, 8 and
pf*1 . Each pi is a distinct prime of M, and each at is 10 to one OR gate, this gate would provide a true out-
an integer not less than 1. Each of the modulo-Pf put which represents a pulse each time any of these
counter cycles through p> distinct states. By detecting stages stores the binary 1 thereby defining the start of
selected states of the p, counters of the various m,
 65 each subperiod of 2 CPIs (line b). Similarly, the other
counters every non-trivial data frame subperiod and subperiods can be defined in a similar way. Such an ar-
delayed subperiod may be determined with a minimum rangement is shown in FIG. 2 wherein the 12-stage ring
of logic and complexity. counter is designated by numeral 10, the master clock
3,866,022
by numeral 12 and the four gates which produce output
pulses which define subperiods of 2, 3, 4 and 6 CPIs by
numerals 13-16, respectively. The ring counter is
shown in state 0.
It should be obvious that even in this simple example 5
12 memory stages or units of counter 10 are needed.
Clearly as M increases, which in many practical appli-
cations may be equal to several millions, an extremely
large number of memory units is needed. This greatly
increases the cost and complexity of the system needed 10
to generate the subperiods. The number of memory
units may be reduced by replacing the ring counter
with a minimum stage feedback shift register (FSR) at
the cost of increased decision complexity. For example,
a 4-stage FSR may be used and operated to cycle only 15
through 12 states rather than through 24 =16 states.
However, decision logic would be required to define
each of the 12 states in terms of the binary states of the
4 stages.
The present invention provides a completely new ap- 20
proach to generating such subperiods and delayed sub-
periods as will be described hereafter. In accordance
with the present invention, any modulo-M counter of
clock pulses is decomposed into parallel moduIo-Wj
counters, where each mt is a prime power divisor (or
factor) of M. Each mi counter is implementable as a
cascade of a, identical modulo-p, counters, where mt =
pfi , Pi is one of the distinct primes of M, and a, is an
integer at least equal to one. Each modulo-/?/ counter
cycles through p, distinct states. The combination of
the states of the at identical modulo-p( counters cycle
through m, states. In a system, comprising such an orga-
nization, every possible non-trivial data frame sub-
period in terms of CPIs and delayed subperiods may be
derived.
The principles of the invention will now be described
assuming M = 12. Unique factorization except for
order gives:
Let
where
M = 22 • 3'
M = ni, wi2
30
35
45
m2 = 3' = 3
The arrangement of mt factors is arbitrary as long as
pair-wise relative primeness holds. This is guaranteed 50
by the unique factorization into products of powers of
distinct primes, where each distinct prime power corre-
sponds to an m(. Furthermore, prime power factoriza-
tion enables one to enumerate all divisors of M. It is
clear that m, = 4 and m2 = 3 are the prime power fac- 55
tors of M = 12 and that 2 and 3 are the two distinct
primes of M = 12.
Let
Pi = 2 and pz = 3 60
The following polynomial factors, when multipled,
yield terms which correspond to every divisor of M.
(1 + p,. + p,2) (1 + p2) The number of terms in the
resulting polynomial is 65
(2+ 1 ) ( 1 + 1 ) = 6
Thus, there are six divisors of M, four of which are
proper, with 1 and M being the improper divisors. It is
clear that the four proper divisors of M = 12 are 2, 3,
4 and 6.
In accordance with the present invention for M = 12,
two parallel modulo-m, counters are provided. One
counter is a modulo-m, counter and the other is a
modulo-/w2 counter. Since ml = 4 and m2 = 3, the
counters area of modulo-4 and modulo-3. Such an ar-
rangement is shown in FIG. 3 in which the two counters
are designated by numerals 20 and 21, respectively.
As previously pointed out, each m, counter is decom-
posed into a( modulo-pi counters, where «i( = p°t . In
the case of m,, since w, = p,2 = 22, it is decomposed
into 2 modulo-pj = 2 counters, which in FIG. 3 are des-
ignated as 20a and 20b. However, since m2 = ptl = 3'
it is represented by a single modulo-3 counter 21.
Each counter is shown with a plurality of output lines
each of which is assumed to be true or high hereafter
also referred to as being at a 1 level when the counter
is at the state corresponding to the line designation. It
is obvious that each of counters 20a and 20b being a
modulo-2 counter, cycles through 2 states 0 and 1,
while counter 21 being a modulo-3 counter cycles
through 3 states 0, 1 and 2. The counters 20 and 21 are
synchronously clocked by master clock 12. In counter
20, the leftmost counter 20a is clocked directly from
clock 12. However, the next counter 20b is clocked
only when counter 20a changes from its highest state
which is 1 to its lowest state which is 0. This is achieved
by incorporating a logic element represented by gate Z.
Basically, it permits counter 20b to be clocked by a
clock pulse from master clock 12 only when line I20r,
changes from high to low which occurs only when
counter 20a changes from state 1 to state 0. Assuming
that all the counters are at state 0 at the first CPI of the
data frame which is designated as n = 0, the states of
the counters at the other 11 CPIs is as shown in the
state table of FIG. 4.
In accordance with the present invention, any sub-
period of M = 12 can be derived from these three
counters. For example, to obtain a subperiod of 6, since
6 = 2-3, the start of each subperiod is provided by de-
tecting the instance when both counters 20a, which is
a mod-2 counter and counter 21 which is a mod-3
counter are at the 0 state. This can easily be accom-
plished by means of an AND gate 25 which is con-
nected to lines 02W, and 02I, as shown in FIG. 3. It is
clear from FIG. 4 that both of these counters are at
state 0 only at n = 0 and n = 6. To obtain a subperiod
of 3, all that is necessary is to detect a high level at line
021 which occurs only every third CPI. To obtain a sub-
period of 4 CPIs, since modulo-4 counter 20 is decom-
posed into 2 counters 20a and 20b, the outputs of both
of these counters need be detected. This is easily
achieved by ANDing the output lines 020o and 020i, in an
AND gate 26.
As seen from FIG. 4, even though each of counters
200 and 20b cycles through only states 0 and 1, their
combined outputs 00, 10, 01 and 11 represent the four
states 0, 1, 2 and 3 respectively, of counter 20, as
shown in the second column from'the right in FIG. 4.
It is thus seen that the arrangement shown in FIG. 3 is
capable of providing any subperiod of M = 12.
Defining the subperiod by M' any subperiod may be
delayed from the start of the frame by up through M'—
1 CPIs. For example, let it be assumed that it is desired
to provide a subperiod of 4 CPIs which starts 2 CPIs
3,866,022
5 6
Sfter the start of the data frame, i.e., at n = 2 as dia- counter is of modulo-wi = modulo-16. Another
grammed in line/of FIG. 1. counter is of modulo-m2 = modulo-27. The third
"> = 2 od 4 counter is of modulo-m3 = modulo-25 and the fourth
counter is of modulo-m., = modulo-7. Since m^ = pt4 =
Consequently, state 2 of the mod-4 counter has 5 24, the modulo-m, counter is decomposed into a cas-
to be detected. This state is represented by the cade of 4 modulo-2 counters. Likewise, since m2 = p23
combined states of 0 and I counters 20« and 20b, = 33, the modulo-wi2 counter is decomposed into a cas-
respectively. Thus, by AN Ding lines 020n and l-,ah by cade of 3 modulo-3 counters. Following the same pro-
gate 27, as shown in FIG. 3, a pulse is produced at n = cess since m3 = p32 = 52, the modulo-/w3 counter is de-
2 which indicates the start of the first 4-CPI subperiod 10 composed into a cascade of 2 modulo-5 counters. As
and thereafter every 4 CPIssuch as at n = 6 and n= 10. to the last counter since W4 = p4' = 7', it is represented
This is shown in FIG. 4. by a single modulo-7 counter. Such an arrangement is
Assuming that a subperiod of 6 CPIs is desired which show,n inAFIG * wl]"ei" the fo"r counters are desig-
is delayed by 4 CPIs, since nated as A' B' C and D Counter A' whlch ls the modu-
15 lo-mf counter is shown comprising of four counters
6 = 2-3 A1-A4 each of modulo-2, counter B which is the
4 « 0 mod 2 modulo-m2 counter is shown comprising 3 counters
B1-B3 each of modulo-3 and counter C which is the
4 = 1 mod 3 modulo-m3 counter is shown comprising 2 counters Cl
Thus, by ANDing output lines 020n of modulo-2 counter 20 and C2' each of modulo-5.
20a which is high at state 0 with line 121 which is high" !t «s apparent to those familiar with the art that count-
at state 1 of mod-3 counter 21 a first pulse is produced ers of modulo-2, modulo-3, modulo-5 and modulo-7,
at n = 4, and thereafter every 6th CPI such as at n = 10. cycle through 2, 3, 5 and 7 states hereafter designated
It is thus seen that with the present system any de- 01> 012> °- *• 2> 3' 4 and °' !> 2> 3> 4' 5 and 6 respec-
layed subperiod may be generated. As will be pointed 25 tive'y- As in the arrangement shown in FIG. 3, the left-
out hereafter, the system may be used to detect a par- most counter of each of counters A-D in FIG. 6, is
ticular CPI in the data frame. However, this point may closed in synchronism, thereby changing state by each
better be highlighted later with an example in which M clock Pulse- However, each succeeding counter in a
is very large and the system includes a large number of ,. chain- such as counter A2 of counter A or counter B2
parallel modulo-w, counters. of counter B
 1S clocked only when the preceding
FIG.5 to which reference is now made is a block dia- counter in the chain, such as Al or Bl changes from its
gram of the arrangement of FIG. 3 implemented with h'ghest state such as 1 or 2 to its lowest state 0. This is
simple ring counters all of which are shown in state 0. achieved by the inclusion of gates Z.
As seen, counter 21 which is a mod-3 counter, is imple- „ ln operation, all the counters are reset to their 0
mented by a three-stage ring counter, while each of states when the flrst CPI of tne frame- '-e- CPI " = °
counters 20a and 20i> is implemented by a two-stage is received. It is obv.ous that different means may be
ring counter. It is thus seen that only 3+2 + 2 = 7 used to reset a" counters to their 0 state. Thereafter the
memory stages are required for M = 12 as compared counters cycle through their different states as they are
with the requirement of a 12-stage ring counter as
 40 clocked by the master clock 12. Their states dunng CPI
shown in FIG 2' u /i = 0 through n =-33 are listed in FIG. 7. It is clear that
The advantages of the invention becomes more ap- the combined states of Al and A2 form a 4-state se-
parent when M is large. Let 5"ence' the combined states of Al, A2 and A3 form a
M — 75 £QQ 8-state sequence and the combined states of Al, A2,
Unique factorization except for order gives
 45
 A? an<? A4 fo™ "?e ' 6-sta'eDs,eqU!;n,^ of counter A.H?_ j4 33 5 2 7 1 Also, the combined states of Bl and B2 form a 9-state
,^et sequence and they together with B3 form the 27-state
M = m m m m sequence of counter B. Likewise, the states of counters
where ' * ' Cl and C2 form the 25-state sequence of counter C.
_ 24
 = if. ,„ These sequences are also listed in FIG. 7.
' = 33 = 27 Several of the following examples will indicate that
/M
2
 _ 52 _ 25 any of the 118 subperiods of M may be obtained by the
= 71 = 7 arrangement of FIG. 6.
Also, let pi = 2, p-i = 3, i>, = 5 and p4 = 7, thus
in, =/V 55 EXAMPLE I
"'2 = /V1
»h = />3 Let it be assumed that CPlx = 0 + /UO for k = 0, I
in4 •= /V It is obvious that f>\ — Pi are the distinct ..., is to be generated. That is, M is to be divided into
primes and m, — nil are the prime power factors of equal subframes of length 40. Let the subperiod of 40
M. It can be shown that the number of proper divisors 60 be designated by M'. Thus
of M is
(!+/>,+/>, V+AVH 1+P2+P22+P23)( 1+*,+/*')( 1+P,) M' = 40 = 23 • 5'
The number of terms in the resulting polynomial is Thus, the outputs of a mod-23 counter and a mod-5
1-4-4U i-i-iw i-iou i-ui — TC\ 65 counter need De combined. In the present invention, a(1+4)( l+3)( l+2)( 1 + 1) - I 20 mod-23 counter is represented by combining the out-
Thus, the total number of divisors is 120, 118 of which puts of the leftmost 3 counter A1-A3 of counter A.
are proper. The single mod-5 counter is represented by the left-
To obtain all possible 118 subperiods of M four most counter Cl of counter C. Thus, when all of these
modulo-w/ counters are clocked in parallel. One counters are at the 0 state, a pulse should be produced.
3,866,022
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This can be easily achieved by ANDing the output lines
OAI, 0M2, 0^3 and On in an AND gate 30 shown in FIG.
6a. This gate will provide a true output representing a
pulse for every 40 pulses of the master clock.
The first output pulse of a subperiod of 40 may be de-
layed by up.to 40 — 1 = 39 pulses. Assume that the first
pulse is to be delayed by 15 CPIs.
15 a 7 mod 23 a 7 mod 8 - 0 mod 5 .
As seen from FIG. 7 at n = 15 state 7 of the mod-8
counter is represented by an all 1 state in each of
counters Al, A2 and A3 while the mod-5 counter rep-
resented by counter Cl is at state 0. Thus, to delay the
subperiod of 40 by 15 CPIs, output lines 1AI , 1A2, I A S <
and Or, are ANDed by an AND gate 32 (see FIG. 6a).
It would provide the first pulse at n = 15 and thereafter
every 40 CPIs.
In the above expression let the states of 7 and 0 in the
mod-8 and mod-5 counter be designated by at and a2
respectively. It can generally be stated that the sub-
period M' can be delayed by up to M' — 1 CPIs by de-
tecting a particular nonzero combination of at a2 in the
modulo-8 and modulo-5 counters, respectively. In the
above example, it is 7, 0. However, other combinations
of nonzero states will be present for different delays of
the subperiod of 40. The maximum delay is 40 — 1 =
39 CPIs.
EXAMPLE 2
Assuming that,the states of the mod-8 and the mod-5
counters are 4 and 2, respectively, the delay in terms
of CPIs designated X can be determined by the Chinese
Remainder Theorem.
X » 4 mod 8, where a, = 4
» 2 mod 5, where S2 = 2
M, = 40/8 = 5
M2 = 40/5.= 8
5y, • 1 mod 8
8y2 • 1 mod 5
Unique solutions of y, and y2 are 5 and 2, respectively.
X a (a, y, M, + az yt M2) mod 40
a (4-5-5 + 2-2-8) mod 40
= 132 mod 40
• 12 mod 40
Check
1 2 = 4 m o d 8
and
1 2 - 2 mod 5
Thus, the first time that the states 4 and 2 will appear
in the mod-23 and mod-5 counters is n = 12. That this
indeed is the case in the present invention is apparent
from FIG. 7. As seen at n =.12, the states of Al, A2,
A3 are 001 which represent state 4 in the mod-23
counter and the mod-5 counter Cl at n = 12 is at state
2.
EXAMPLE 3
Let it be assumed that CPI 30 must be identified as
M= 75.600. Since M=2J 3:1 52 7M6-27-25-7
30 - 14 mod 16
• 3 mod 27
• 5 mod 25
• 2 mod 7
Thus, CPI 30 occurs when counters A, B, C, and D
are in states 14, 3, 5 and 2, respectively. That this is in-
deed the case is seen from FIG. 7. At n = 30, state 14
of counter A is represented by 0111 of counters Al
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-A4. State 3 of counter B is represented by states 010
of counters Bl - B3, and state 5 of counter C is repre-
sented by states 01 of counters Cl and C2. Counter D
is at state 2. Thus, by ANDing output lines 0^,, 1
 42, 1,,3,
1^4. 0B1, 1B2, 0B3, 00, 1C2 and 2,, in gate 35 as shown in
FIG 6a, this gate will provide a true output only at n =
30 of each frame.
EXAMPLE 4
Assume that CPI 2000 of M = 75,600 is to be identi-
fied. Since M= 16 • 27 25 • 7
2000 - 0 mod 1 6
s 2 mod 27
s 0 mod 25
m 5 mod 7
Thus, CPI 2000 occurs when counters A, B, C and D
are at states 0, 2, 0 and 5 respectively. These states are
represented by state 0000 of Al - A4, state 200 of Bl
- B3, state 00 of Cl and C2 and state 5 of D. Thus, CPI
can be detected by ANDing lines 0^,, 0^2, 0^3, QA A , 2«,,
OM, 0B3, DO, 0C'2 and 5U in an appropriate AND gate
(not shown).
From the foregoing, it is thus seen that the arrange-
ment of FIG. 6 for M = 75,600 is capable of providing
any of 1 18 subperiods of M as well as any delayed sub-
period. It is further capable of being used to identify
any particular CPI in the frame. Furthermore, based on
the states of the counters A, B, C and D? the CPI at
which such states occur can be determined by the Chi-
nese Remainder Theorem. It should be apparent that
any of the counters A - D can be implemented with
ring counters. Counter A requires 4 2-stage ring count-
ers, counter B requires 3 3-stage ring counters and
counter C requires 2 5-stage ring counters. Counter D
is a single 7-stage ring counter. Thus, a total of 34
stages are needed. This compares with 75,600 stages
that would be required in the prior art if it were imple-
mented by a 75,600-stage ring counter. Also, with the
present invention, a minimum amount of decision logic
is needed. The largest AND gate necessary is one with
10 inputs. In the prior art, to obtain a subperiod of 2
CPIs from a ring counter of 75,600 stages, a gate with
37,800 inputs is needed.
It should be apparent that any of the counters shown
in FIG. 6 may be implemented as a multistage ring
counter. For example, counter D may be implemented
by a 7-stage ring counter, designated by numeral 40 in
FIG. 8. It is shown in state 0 since a binary 1 is shown
stored in the leftmost stage and all the other stages
store binary O's. As the counter is clocked, the 1 ad-
vances from stage to stage thereby cycling the counter
through its states.
Conventionally, the output of the last stage is fed
back to the first stage. Preferably, however, the asser-
tion outputs of all the stages except the last are con-
nected to a NOR gate 42, whose output is connected
to the input of the first stage. This insures proper set-
ting of the counter after not more than one complete
cycle. As long as any of the first five stages holds a 1 ,
a 0 is stored in the first stage. Only when all the first five
stages store O's is a I stored in the first stage at the next
clock period.
In the present invention, when the system is turned
on, all the ring counters are reset to their 0 states by
storing I 's in the first stages of the various counters.
Thereafter, the shifting of the 1's in the counter is ac-
complished by clocking the counters with the pulses
3,866,022
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from the master clocks. If during turn on, any stage ex-
cept the first stage is inadvertently set to binary 1 state,
the error will be eliminated after the first complete
cycle by means of NOR gate 42. If the negation outputs
of all the stages, except the last, are used, NOR gate 42 5
is replaced by a AND gate.
As previously pointed out, the modulo-p( counters
shown in FIG. 6 need not be limited to ring counters.
They may be implemented by minimum stage feedback
shift registers (FSRs). This may result in fewer memory '0
cells at the price of more complex decision logic. For
example, each of the counters Bl, B2 and B3 which is
a modulo-3 counter may be implemented by a 2-stage
FSR, interconnected to cycle through 3 states. The un-
used state is always driven into the desired cycle of 15
states.
FIG. 9a is a block diagram of a 2-stage FSR which cy-
cles through 3 states, as shown in FIG. 9b. It is assumed
to represent counter Bl. The two stages of the FSR are
designated by SI and S2. Each is a 1-enable JK flip flop
whose characteristic equation is Q = Jq- + K', where
J and K are 1-enable inputs, q and Q are the present
and next state, respectively and the ' designates com-
plementation. ' ..
As seen from FIG. 9b, the combined states of SI and
S2 of 00, 10 and 01 represent states 0, I and 2 of the
FSR acting as a modulo-3 counter. The combined state
of 11 for SI and S2 is inhibited from occurring. It is
generally referred to as an unused state. It is clear that j0
to derive these states, decision logic is necessary. This
is represented by the logic circuitry shown in FIG. 9c.
The inputs of AND gate 51 are connected to the nega-
tion outputs b,' and fc2' of SI and S2, respectively. Its
output is directly connected to counter output terminal 35
0;,,. Only when both SI and S2 are in the 0 state is a
true output provided by the gate 51, thereby indicating
that the counter is in state 0. The assertion output bt of
51 is connected to counter output terminal 1B1. It is
true only when SI is at a 1 state, indicating that the 40
counter is in state I. Similarly, the assertion output of
52 is connected to counter output terminal 2Kt. It is
true only when SI is in state 1, indicating that the
counter is in state 2.
It is thus seen that the modulo-3 counter, Bl, can be 45
implemented by either a 3-stage ring counter or a 2-
stage FSR. The ring counter of 3 memory stages does
not require decision logic such as gates 51-53, to deter-
mine the state of the counter. However, the 2-stage
FSR, which requires one memory stage less than the 50
ring counter, requires such logic. Thus, the trade off is
between less memory stages at the price of more deci-
sion logic.
In order to complete the description of the imple-
mentation of the counters shown in FIG. 6 with mini-
mum stage FSRs, FIGS. 10a, lla and 12a are included
herewith. They represent diagrams of FSRs which cycle
through 2, 5 and 7 states, respectively, as shown in FIG.
lOb, lib and lie. Thus, the FSR of FIG. 100 can be
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used for each of the modulo-2 counters of counter A.
It does not require decision logic since its outputs bt
and b' respectively, represent the 0 and 1 states of its
single stage SI. The FSR shown in FIG. lla can be used
together with decision logic (not shown) as any of the ,,
counters forming counter C, and the FSR shown in
FIG. 12a can be used together with decision logic as
counter D.
As previously pointed out, the implementation of the
system shown in FIG. 6 with ring counters requires 34
storage stages. When implemented with FSRs, such as
those shown in FIGS. 9a-12a, it requires only
3+3-1-3+2+2+2+1-1-1 + 1-1-1=19 storage stages. How'-
ever, the reduction of I 5 storage stages is achieved at
the price of decision logic, which is needed to decode
the combined states of the stages of the FSRs into the
discrete states of the counters. Thus, the present inven-
tion may be implemented with either ring counters or
FSRs, depending on the designer's choice. Indeed the
present invention may be implemented with any circuit
design technique which provides modulo-p( counters
where pt is any distinct prime of a number, M.
Summarizing the foregoing description in accor-
dance with the present invention, any nontrivial sub-
period or delayed subperiod of a data frame whose
length is equal to M clock pulse intervals can be de-
rived by providing parallel modulo-w( counters, where
each mi is a prime power factor (or divisor) of M. In the
last described example, /= 1, 2, 3 and 4 where m, = 24,
w2 = 33, w3= 52 and w4= 7. Thus, four parallel count-
ers are provided of moduli numbers of 24 = 16, 33 = 27,
52 = 25, and 7' = 7. Each modulo-m ( counter is decom-
posed into a cascade of a( identical modulo-p,- counters,
where mt = p"' . The term p, is a distinct prime of M
and a( is the power to which p, is raised to equal m,.
Thus, the modulo-24 counter (counter A) is decom-
posed into a cascade of 4 modulo-2 counters,
(AI-A4), the modulo-33 counter (counter B) is de-
composed into 3 modulo-3 counters (B1-B3), and the
modulo-52 counter (counter C) is decomposed into 2
modulo-5 counters (Cl and C2). The modulo-71
counter (counter D) is a cascade of a single modulo-7
counter. All the modulo-Wj counters are clocked syn-
chronously by the clock pulses from a master clock.
However, as pointed out herebefore in each cascaded
modulo-m( counter each of its modulo-pi counters ex-
cept for the first is clocked only when the preceding
modulo-pi counter in the cascade changes from its
highest state of a cycle to the first state in the cycle.
Thus, for example, in counter A, counter A2 is clocked
only when counter Al changes from state 1 to state 0.
Similarly, counter B2 of counter B is clocked only
when counter Bl changes from state 2 to a state 0.
It should be appreciated that the present invention is
not limited to the values of M herebefore used as exam-
ples. As is known, the Fundamental Theorem of Arith-
metic states that every number can be factored as a
product of powers of primes, unique except for order.
Therefore, as long as M is not a prime, any number M
can be factored and implemented as herebefore de-
scribed. Thus, a modulo-M counter can be decom-
posed as taught herein. For example, for M =
14,817,600 since
M = 26 33 52 73
it can be decomposed by an arrangement just like
that shown in FIG. 6 except that counter A would con-
sist of a cascade of 6, rather than 4, modulo-2 counters
and counter D would consist of a cascade of 3 modulo-
7 counters rather than the single modulo-7 counter
shown in FIG. 6.
Herebefore reference was made to the Chinese Re-
mainder Theorem which was used in one example to
determine the number of CPIs from the start of the data
frame needed to produce a particular combination of
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states of the various counters. This theorem is well
known by mathematicians. One reference to it is made
in Topics in Number Theory, Volume 1 by W. J. Le-
Veque, published in 1956 by Addison-Wesley Publish-
ing Company, Reading, Mass. However, for purposes 5
of completeness, the theorem will be discussed herein.
The Chinese Remainder Theorem guarantees a
unique solution for simultaneous congruences over
moduli which are relatively prime by pairs. The theo-
rem may be stated as follows: 10
Every system of linear congruences in which the
moduli are relatively prime in pairs is solvable, the solu-
tion being unique modulo, the product of the moduli.
Given the simultaneous congruences
a, mod m,
at mod mj
a, mod m,
15
20
where (m,, mt) = 1 for all i,j, where i * j and a,, o2,
. . . , an are any set of integers, let
M = 25
and
M, = Minn
Since (M,, mt) = 1, a unique solution exists for y, 30
in the linear congruence
Miyi « 1 mod m, for all /
There is one and only one solution for x, which is de-
termined as follows: 35
= J a^;^ mod M
40
Note that, as expressed in the above expression, x is a
solution of each congruence in the expression x = an
modulo mn.
fl/v/Mf • Oj mod m/
• 0 mod nij, where j * i
The latter results since m} is a factor of M,. The value
of x is such that 0 =s X < M.
As an example let it be assumed that
jc « I mod 3 a, =?= 1 m, = 3
x
 m
 2 mod 4 a2 = 2 m2 = 4
x • 3 mod 5 a3 = 3 m3 = 5
M = 3 • 4 • 5 = 60
M, = 20, M2= 15, M3= 12
20>>, «* 1 mod 3
15y2 • 1 mod 4
12v3 a I mod 5
Unique solutions for y,, y2 and y3 are 2, 3 and 3, respec-
tively.
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(40a , + 45a2 + 36a3) mod 60x B
.v - (40 • I + 45 • 2 + 36 • 3) mod 60
x • 5=8 mod 60
• Check
58 - 1 mod 3
58 • 2 mod 4
58 = 3 mod 5 A modulo-3, a modulo-4, and a modu-
lo-5 counter would be in state 1 2 3 (i.e., a, = 1, a2 =
45
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2 and a3 = 3) for n = 58 + *60 CPI, where k = 0, 1 , 2 ,
. . . . State 1 2 3 repeats every 60 CPIs.
Although particular embodiments of the invention
have been described and illustrated herein, it is recog-
nized that modifications and variations may readily
occur to those skilled in the art and consequently it is
intended that the claims be interpreted to cover such
modifications and equivalents.
What is claimed is:
1. A system comprising:
clock means for providing a succession of clock
pulses of equal clock pulse intervals, each se-
quence of M clock pulse intervals defining a data
frame, M being an integer other than a distinct
prime and not less than one thousand;
a plurality of modulo-m, multistage counters where
each m, is a different prime power divisor of M,
each modulo-W| counter comprising a different
cascade of a modulo-p( counters, where p\ in each
cascade is the same and is a different distinct prime
of M and at in each cascade is an integer not less
than 1, with at least one a, being greater than I and
each mi = pta' ;
means for coupling said counters to said clock means
for clocking said modulo-m,- counters in parallel
with said clock pulses, with the first counter in each
cascade being clocked directly with each clock
pulse and each succeeding counter in a cascade is
clocked by a clock pulse only when the preceding
counter in a cascade changes from a last state in its
state cycle to a first state in its cycle whereby each
modulo-/?,- counter cycles through a cycle of p,
states and the combined states of the a/ counters
forming each modulo-m/ counter represent differ-
ent states of a state cycle of m, states; and
logic means coupled to selected ones of said counters
for providing a plurality of subperiods of said data
frame as a function of the states of the counters to
which it is coupled, each subperiod being a se-
quence of output pulses, each with an output pulse
interval which is equal to the clock pulse interval
times a different factor definable as Xt, where X, is
an integer and a factor of M and wherein the small-
est value of Xt is equal to the smallest distinct prime
of M, said subperiods including one delayed sub-
period whose first output pulse is delayed by an in-
terval from the start of said data frame, which is not
less than one clock pulse interval and not greater
than Y clock pulse intervals, where Y * A"/ — 1.
2. A system as described in claim 1 wherein M in-
cludes at least two prime power divisors definable as m,
and m2 wherein m, = p,ai , p, being a distinct prime
of M and a, is an integer greater than I, and said plural-
ity of counters includes a modulo-m, counter and a
modulo-m2 counter, said modulo-m, counter comprises
a cascade of a, identical modulo-p, counters, each of
said modulo-p, counters cycling through a cycle of p,
states.
3. A system as described in claim 2 wherein m2 =
p2aJ , where p2 is a distinct prime of M other than p,
and az is an integer greater than 1, said modulo-2
counter comprises a cascade of a2 modulo-p2 counters
each cycling through a cycle of p2 states.
4. A system as described in claim 3 wherein said
modulo-m, counter includes logic means for control-
ling each of said modulo-p, counters except for the first
in said cascade of a, counters to be clocked only when
13
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a clock pulse is received from said clock means and the
preceding modulo-pi counter in the cascade changes
from.the highest state in its p,-state cycle to the first
state of the state-cycle, and said modulo-»i2 counter in-
cludes logic means for controlling each of said modulo-
p2 counters except the first in said cascade of c*2 count-
ers to be clocked only when a clock pulse is received
from said clock means and the preceding modulo-p2
counter in the cascade changes from the highest state
in its p2-state cycle to the first state of the state cycle.
5. A modulo-M counter, where M is an integer other
than a distinct prime and is not less than one thousand,
comprising:
a plurality of parallel modulo-m( multistage counters,
each m, being a prime power divisor of M, /=/
through n where n is not less than two, each m,
counter including a cascade of ott identical modulo-
Pi counters where mi = pfi , where each p, is a
different distinct prime of M and is the same in
each cascade and each at is an integer not less than
1, at least one a, is not less than 2 with the total
number of stages of all of said counters being not
greater than the sum of a,-p, of all the cascades, and
is less than M;
means for clocking in parallel said plurality of modu-
lo-M/ counters with each clock pulse in a sequence
of clock pulses of equal intervals, with the first
counter in each cascade being clocked directly by
each clock pulse and each succeeding counter in a
cascade being clocked by a clock pulse only when
the preceding counter in the cascade changes from
a last state in its cycle to a first state in its cycle,
whereby each modulo-pj counter cycles through a
state cycle of p, states and the combined states of 35
a, counters forming each modulo-Wf counter repre-
sent different states of a state cycle of m, states; and
output means coupled to selected stages of selected
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7. A modulo-M counter as described in claim 6
wherein each of said modulo-p, counters is a p,-stage
ring counter.
8. A method for producing a selected output pulse
related to a data frame represented by M clock pulse
intervals of a succession of M equal interval clock
pulses, M being an integer not less than one thousand
and other than a distinct prime and is equal to the prod-
uct of n prime power factors definable as m, through
/«„, where n is at least equal to 2, the steps comprising:
providing a first cascade of a, modulo-p, counters
where m, = p,°i , p, being a distinct prime and
being the same in each counter of said first cascade
and a, is an integer greater than I;
providing at least a second cascade of <*2 modulo-p2
counters where 'mt = p2a2 , p2 being a distinct
prime different from p, and the same in each
counter of said second cascade and a2 is an integer
greater than 1;
clocking said first and second cascades of counters
with equal interval clock pulses, with the first
counter in each cascade being clocked directly by-
each clock pulse and each preceding counter in a
cascade being clocked by a clock pulse only when
the preceding counter in the cascade changes from
the last state in its state cycle to the first state in its
cycle, whereby each modulo-p, counter cycles
through a cycle of p, states, with the combined
states of said a, modulo-p, counters representing a
cycle of m, states, and each modulo-p2 counter cy-
cles through a cycle of p2 states with the combined
states of said a2 modulo-p2 counters representing a
cycle of m2 states; and
utilizing the states of selected stages of all of said
counters to provide a selected output pulse during
each data frame, at a time from the start of said
data frame which is an integer mult iple of said
clock pulse interval.
9. A modulo-M counter, where M is an integer othercounters of said plurality of counters for providing
at least one output when said selected stages of said 40
 than'a dfe'tinct prime "and "is not less "than'one "thousand,
selected counters are in preselected states, said one
output being a sequence of output pulses af an in-
terval which is equal to the clock pulse interval
times a factor X where A" is a factor of M and the
first output pulse occurring at a delay interval from 45
a time when all of said counters are at their first
states, said delay interval being equal to the clock
pulse interval times a factor Y where I < Y
X—l, both Y and X being integers.
6. A modulo-M counter as described in claim 5 50
wherein M is equal to the product of at least two prime
power divisors, definable as mt and m2, m, = p,ai ,
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where p, is a distinct prime and a, is an integer greater
than 1, and wi2 = p2a* , where p2 is a distinct prime
other than p, and «2 is an integer not less than I, said
modulo-M counter including a first cascade of a,
modulo-p, counters each modulo-p, counter cycling
through a cycle of p, states, with the combined states
of said a, modulo-p, counters representing a cycle of
m, states, and a second cascade of a2 modulo-p2 count-
ers, each modulo-p2 counter cycling through a cycle of
p2 states, and logic means coupled to at least a plurality
of the counters in the group including said modulo-p,
and modulo-p2 counters for providing an output for ,.
every M'th clock pulse where M' is less than M and is
equal to p,as p2a« , where a3 is an integer not less
than 1 and a4 is an integer not less than 1.
comprising:
a plurality of parallel modulo-wif multistage counters,
each m, being a prime power divisor of M, /=!
through n where n is not less than two, each /»,-
counter including a cascade of a( identical modulo-
p, counters, where m, = p"1 , where each p, is a
different distinct prime of M and is the same in
each cascade and each at is an integer not less than
I, at least one a( is not less than 2 with the total
number of stages of all of said counters being not
greater than the sum of a,-p( of all the cascades, and
is less than M;
means for clocking in parallel said plurality of modu-
lo-m, counters with each clock pulse in a sequence
of clock pulses of equal intervals, with the first
counter in each cascade being clocked directly by
each clock pulse and each succeeding counter in a
cascade being clocked by a clock pulse only when
the preceding counter in the cascade changes from
a last state in its cycle to a first state in its cycle,
whereby each modulo-pi counter cycles through a
state cycle of PI states and the combined states of
the a, counters forming each modulo-wi,- counter
represent different states of a state cycle of m,
states; and
output means coupled to a selected stage of each of
said counters for providing a single output pulse
15
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which is delayed by X clock, pulse intervals from an
interval when .all of said counters are in their first
state, X being an integer where
X m a, modulo m,
m a, modulo m,
16
where a\, a2 through an represent states of the state .iy^
cles of said m, counters, said output means including
logic means for providing said single output pulse only
when said mi through said ma counters are respectively
in states a, through an of their respective state cycles.
a, modulo m,.
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